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(57) ABSTRACT 
A circuit for reading out a signal from an infrared detector 
includes a current-mode background-signal subtracting cir- 
cuit having a current memory which can be enabled to 
sample and store a dark level signal from the infrared 
detector during a calibration phase. The signal stored by the 
current memory is subtracted from a signal received from 
the infrared detector during an imaging phase. The circuit 
also includes a buffered direct injection input circuit and a 
differential voltage readout section. By performing most of 
the background signal estimation and subtraction in a cur- 
rent mode, a low gain can be provided by the buffered direct 
injection input circuit to keep the gain of the background 
signal relatively small, while a higher gain is provided by the 
differential voltage readout circuit. An array of such readout 
circuits can be used in an imager having an array of infrared 
detectors. The readout circuits can provide a high effective 
handling capacity. 
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approximately 0.1, the noise limit is about 10 pico-amperes 
(PA). In other words, the focal plane contrast, defined as the 
ratio of the minimum detectable signal to the background 
level, is very small. The readout circuit for such a system 
5 should be sufficiently accurate and sensitive to provide a 
differential output signal that may be as much as 85 decibels 
(dB) below the dark or background level. 
Known techniques for handling high dynamic range 
include the use of switched capacitor integration, the use of 
gate modulated input (GMI) readout circuits, and the use of 
multiple gain stages. Switched capacitor integration 
techniques, however, require a high speed input circuit, thus 
limiting their feasibility. Additionally, the noise performance 
of switched capacitor integration techniques tends to be 
15 relatively poor. Similarly, GMI readout circuits suffer from 
poor noise performance because of biasing requirements and 
current attenuation required for obtaining a high dynamic 
range. The use of multiple gain stages requires prior knowl- 
edge of the dynamic range of the scene to be imaged and 
2o suffers from noise limitations in high contrast, high back- 
ground environments. 
SUMMARY 
In general, according to one aspect, a circuit for reading 
out a signal from an infrared detector includes a current- 
mode background-signal subtracting circuit having a current 
memory which can be enabled to sample and store a dark 
level signal from the infrared detector during a calibration 
phase. The signal stored by the current memory is subtracted 
from a signal received from the infrared detector during an 
imaging phase. 
The readout circuit can also include a buffered direct 
injection input circuit and a differential voltage readout 
section. By performing most of the background signal 
35 estimation and subtraction in a current mode, a low gain can 
be provided by the buffered direct injection input circuit to 
keep the gain of the background signal relatively small, 
while a higher gain is provided by the differential voltage 
readout circuit. 
According to another aspect, an infrared imager includes 
an infrared detector and a readout circuit. The imager can 
include an array of infrared detectors with a corresponding 
array of readout circuits. The readout circuit can be used 
with various types of detectors, including detectors that are 
45 sensitive to radiation in a range of about 12-18 microns. In 
one implementation, the imager includes one or more quan- 
tum well infrared photodetectors. 
Various implementations include one or more of the 
following features. Techniques can be provided in the cur- 
so rent memory to reduce the switch feedthrough voltage. For 
example, the current memory can include multiple 
capacitively-coupled current loops. 
The readout circuit can include an integration capacitor 
for converting a current signal to a corresponding voltage 
5s signal that then can be sampled and stored in the differential 
voltage readout section. The integration capacitor can be 
reset. 
In yet another aspect, a method of reading out a signal 
sensed by an infrared detector includes storing a dark level 
60 signal received from the infrared detector in a current 
memory circuit during a calibration phase. The signal stored 
in the current memory circuit is subtracted from a signal 
received from the infrared detector during an imaging phase. 
An output signal corresponding to the difference between 
65 the dark level signal received from the detector during the 
calibration phase and the signal received from the detector 
during the imaging phase can be provided. 
25 
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STATEMENT AS TO FEDERALLY SPONSORED 
RESEARCH 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 U.S.C. 202) in which 
the Contractor has elected to retain title. 
BACKGROUND 
The present disclosure relates, in general, to image sen- 
sors and, in particular, to focal plane infrared readout circuits 
with background suppression. 
In general, image sensors find applications in a wide 
variety of fields, including machine vision, robotics, guid- 
ance and navigation, automotive applications, and consumer 
products. Imaging systems that operate in the very long 
infrared (IR) wavelength region-in other words, in the 
range of about 12-18 microns @m)-are required for a 
number of space-based applications such as monitoring 
global atmospheric temperature profiles, relative humidity 
profiles, cloud characteristics and the distribution of minor 
constituents in the atmosphere. Such IR imaging systems 
also can be used for fire prevention and control, for 
enhanced visibility in foggy conditions, and for spectro- 
scopic applications. 
Imaging in the very long infrared wavelength region 
presents several design problems which primarily are a 
result of the presence of relatively large background signal 
levels. Large signal handling capacity and very small signal- 
to-background-contrast impose stringent requirements on 
the design of focal plane infrared readout circuits. A large 
background signal can limit the dynamic range of the 
imager. Furthermore, in some applications, the signal of 
interest may be several orders of magnitude smaller than the 
background signal. 
For example, in one system known as the Integrated 
Multispectral Atmospheric Sounder (IMAS), an IR spec- 
trometer subsystem is intended to collect data in the range of 
3.74 pm to about 15.4 pm. Spectral data is acquired through 
use of a grating spectrometer and cooled quantum-well IR 
photodetector (QWIP) arrays. Such detectors exhibit uni- 
form response and low lif noise, are reproducible at low 
cost, and can be manufactured in two-dimensional arrays. 
To achieve high injection efficiency, however, the readout 
circuit for the QWIP array should have a low input imped- 
ance compared to the impedance of the photodetectors. The 
IMAS system has a very large background level. At its 
operation temperature of about 55 degrees kelvin (OK), the 
leakage current of the QWIPs is about 100 to 300 nano- 
amperes (A), and the scene background photon-induced 
dark current is approximately 3.5 A. For an integration 
time of 1.4 milliseconds (msec), the total dark level is on the 
order of lo9 electrons per pixel. Therefore, the readout 
circuit must have a large signal handling capacity. In 
addition, as a result of the high detector leakage, the noise 
limit is governed by the shot noise in the detector dark 
current. For a QWIP with a photoconductive gain of 
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In a related aspect, a method of reading out signals sensed 
by an infrared detector includes storing a dark level signal 
received from the infrared detector in a current memory 
circuit during a calibration phase. A first current signal that 
represents the difference between the signal stored in the 
current memory circuit and a signal received from the 
infrared detector during a first sensing period is provided. A 
second current signal that represents the difference between 
the signal stored in the current memory circuit and a signal 
received from the infrared detector during a second sensing 
period also is provided. Then, a differential voltage output 
signal corresponding to a difference between the first and 
second current signals is provided. 
In some implementations, the detector is exposed to 
infrared radiation during the second sensing period. The first 
and second current signals can be converted, respectively, to 
first and second voltage signals. The act of converting can 
include integrating current signals on an integration 
capacitor, sampling voltages on the integration capacitor, 
and holding the sampled voltages on first and second 
capacitors, respectively. 
Various implementations include one or more of the 
following advantages. By performing most of the back- 
ground signal estimation and subtraction in a current mode, 
the readout circuit can operate with variable gains. In 
particular, a low gain can be provided by the buffered direct 
injection input circuit to keep the gain of the background 
signal relatively small, while a higher gain is provided by the 
differential voltage readout circuit. Therefore, the readout 
circuit can provide a high dynamic range and low noise 
performance, Furthermore, the readout circuit can be oper- 
ated with low power consumption. In addition, the readout 
circuit can exhibit high linearity. The accurate subtraction of 
the background signal can enable a high effective handling 
capacity of more than 5x109 chargesipixel. At low operating 
temperatures, for example, around 55" K, the circuit can 
exhibit a very small current memory leakage as well as 
minimal variation in the current in the memory circuit. 
Other features and advantages will be readily apparent 
from the following description, accompanying drawings and 
the claims. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of part of an infrared imager 
according to the invention. 
FIG. 2 is a schematic circuit diagram illustrating a readout 
circuit according to the invention. 
FIGS. 3A, 3B and 3C show various embodiments of a 
current memory circuit for use in the readout circuit of FIG. 
2. 
FIG. 4 is a timing diagram of various signals in the 
readout circuit of FIGS. 2 and 3A-3C. 
FIG. 5 is a flow chart showing steps in a method according 
to the invention. 
DETAILED DESCRIPTION 
FIG. 1 shows an exemplary IR imager 30 that includes a 
two-dimensional array 32 of infrared radiation detectors 44 
and a readout focal plane 34. The readout focal plane 34 
includes an array 36 of readout circuits that provide differ- 
ential voltage outputs corresponding to the signals sensed by 
the photodetectors. The differential outputs of the readout 
circuits are provided to a pair of buses 38, 40 which can 
provide the differential voltage signals, for example, to a 
differential amplifier 64 or other circuitry (not shown) for 
further processing. The array of readout circuits 36 can be 
fabricated on a single integrated circuit. 
The imager 30 also includes a controller 42 which pro- 
vides timing and control signals to enable reading out of 
5 signals sensed by the detectors 44. 
In the illustrated implementation, the array 32 of infrared 
radiation detectors is a 2x130 array of quantum well infrared 
photodetectors (QWIPs) 44. The particular readout focal 
plane 34 shown in FIG. 1 includes a bilinear array of 2x132 
lo readout circuits. In general, the size of the arrays can vary 
depending on the particular implementation. The QWIPs, 
which can be fabricated, for example, on a GaAs/AlGaAs 
superlattice and use slotted grating to couple the optical 
signals, can detect radiation in the range of about 14.67 to 
15.4 microns (pm). Other types of infrared photodetectors 
may be suitable in various implementations and can be used 
to detect infrared radiation in the range of about 12-18 pm. 
As shown in FIG. 2, a unit cell readout circuit 46 includes 
a buffered direct injection (BDI) input circuit 48, a current- '' mode background-signal subtracting circuit 50, and a 
double-sampled differential voltage circuit 54. In FIG. 2, the 
QWIP 44 is represented schematically by a current source in 
parallel with a variable resistor and a capacitor. 
The BDI input circuit 48 provides the required bias 
stability for the QWIP 44 and a high input impedance to 
enable high quantum efficiency. The BDI input circuit 48 
uses an operational amplifier 56 with active feedback pro- 
vided through an injection transistor M,. A reference volt- 
age V, is provided to the positive input of the operational 
amplifier 56, and the output of the QWIP 44 is provided to 
the negative input of the operational amplifier. 
The current-mode background-signal subtracting circuit 
50 includes a current memory circuit 52, and an isolation 
35 switch, implemented as a field effect transistor (FET) Mread. 
In one implementation, a single stage current memory 
circuit 52A is used as shown in FIG. 3A. A clock signal 4, 
is applied to the gate of the transistor M,. A bias voltage V,, 
is applied to the gate of transistor M,, and a bias voltage 
4o VCMPBias is applied to the source of the memory transistor 
In general, the current memory 52A operates as follows. 
When the clock signal 4, goes high, the gate voltage of the 
memory transistor M,, charges up to a value such that the 
45 current I, flowing through the transistor M, is approxi- 
mately equal to the current flowing into its drain. When the 
clock signal 4, goes low, the gate voltage of the memory 
transistor M, is sampled and held by the capacitor C,. 
Thus, the memory circuit 52A can temporarily store and 
Two techniques can be used to reduce the effects of switch 
feedthrough in the current memory circuit of FIG. 3A. First, 
as shown in FIG. 3B, a second switching transistor M, can 
be added to the form a memory circuit 52B. The inverse of 
5s the clock signal 4, is applied to the gate of the transistor M,, 
which has its source and drain electrically connected 
together. Preferably, the gate size of the transistor M, is 
about twice the gate size of the transistor M,. The second 
transistor M, can be used to compensate for the channel 
60 charge under the transistor M, when the latter transistor is 
shut off. 
Second, as shown in FIG. 3C, a capacitively-coupled 
second memorization loop can be added to form a memory 
circuit 52C. The second memorization loop, which includes 
65 transistors M,, M, and capacitors C,, C,, reduces the switch 
feedthrough voltage by the ratio of C, to C,. Exemplary 
values of C,, C, and C, are 2 picofarads (pF), 2 pF and 20 
25 
30 
M,,. 
so provide a current corresponding to the current I,,. 
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femtofarads (fF), respectively, so that the switch quently is sampled, a voltage corresponding to the offset 
feedthrough voltage is reduced by a factor of about one current I, would be stored on the capacitor C,. 
hundred. For many aPPlications, that is sufficient to make Following the first sensing period, the voltage across the 
any error due to switch feedthrough insignificant with integration capacitor C,, is reset again by turning on the 
respect to the operation of the readout circuit 46. 
Operation of the readout circuit 46 is now explained. The ~~~i~~ the second sensing period, the current flowing in 
circuit 46 is designed to Perform dark level suppression the QWIP 44 is increased, for example, as a result of infrared 
automatically by sampling and holding the dark level during radiation to which the QWIP is exposed (step 116). Thus, the 
a calibration Phase (see 100 in FIG. 512 and subsequently current passing through the injection transistor M ,  is equal 
subtracting the dark level from signals sensed during an lo to I,,,+Isig. The current I,, stored by the memory circuit 52 
imaging Phase (see 104 in FIG. 5).  Most of the background is subtracted from the current signal (I,,,+Isig) received from 
estimation and subtraction is carried out in a current mode the Q W I ~  44 via the BDI input circuit 48 (step 118). 
to allow the readout circuit 46 to operate with variable gains. Therefore, the current appearing on the right-hand side of 
In Particular, a low gain can be Provided by the amplifier 56 the isolation transistor Mread is the difference between the 
in the BDI input circuit 48 to keep the gain of the back- current passing through the injection transistor M,, in other 
ground signal relatively small, while a higher gain is Pro- words I,,,+ISig, and the current flowing from the memory 
vided by amplifiers 60, 62 for the differential voltage read- circuit 52, in other words I, (=I,,,-Ires). Specifically, the 
out. current appearing on the right-hand side of the isolation 
During the calibration phase, the QWIP 44 is not exposed transistor Mread equals Isig+Ires. That current is converted to 
to the infrared signal of interest, and only a dark current I,,, 2o a voltage signal by integrating the current on the integration 
flows through the QWIP. The dark current I,,, may include capacitor C,, (step 120) and then sampling and holding the 
detector dark current as well as current caused by scene voltage onto a second one of the sample and hold capacitors 
and/or instrument background signals. During the calibra- C, in the differential voltage circuit 54 (step 122). The 
tion phase, the memory circuit 52 is enabled to store a voltage stored on the integration capacitor C,, is sampled by 
voltage V, (see FIG. 3C) based on the background current 25 turning on the transistor M ,  using a gate signal SHS to 
I,,, (step 102). Timing for the clock signals and $2 is complete the second sensing period. Timing of the reset and 
illustrated in FIG. 4. In some applications, the detector dark SHS signals during the second sensing period are illustrated 
current is the dominant component of the background cur- in FIG. 4. 
rent and may be on the order of about 100-300 Dam- 3o The difference between the voltage signals stored by the 
amperes (A). capacitors C, and C, is proportional to the infrared current 
Ideally, the current I, stored in the memory transistor signal Isig, with the background signal reduced as much as 
M,,, should be equal to the total dark current I,,. several orders of magnitude. The voltage signals stored by 
However, in some cases the two currents are not equal, the capacitors C, and C, can be read out to the buses 40,38 
giving rise to a small offset current I,,, where Ires=Ibak- (step 124) via the amplifiers 60, 62 and provided to the 
Le,. differential amplifier 64. The differential amplifier 64 pro- 
performed. The imaging phase includes two sensing periods between the voltage signals Previously stored on the sample 
so that a differential output can be provided. Initially, the and hold capacitors (step 126). In other words, the output of 
voltage across the integration capacitor c,,, is reset by 4o the differential amplifier 64 is substantially proportional to 
turning on a transistor M ,  in parallel with the integration the signal Isig. The output can be sent to other circuitry (not 
capacitor (step 106). The transistor M ,  can be turned on shown) for further Processing. 
using a reset voltage V,,, applied to its gate. During the In the foregoing discussion, it was assumed that any 
first sensing period, the detector 44 still is not exposed to the background radiation to which the QWIP 44 was exposed 
infrared signal of interest, although it may be exposed to 45 was included in the dark level signal I,,. If the detector 44 
other background radiation. The current flowing through the were exposed to an additional background radiation level 
isolation transistor Mread represents the difference between during the first and second sensing periods beyond the 
the current flowing from the detector 44 through the BDI exposure level during the calibration phase, then the respec- 
input circuit 48 and the current from the memory circuit 52. tive voltages sampled and held by each of the sample and 
In other words, the background current I,, stored in the hold capacitors C, C, would be increased by an amount 
memory circuit 52 is subtracted from the current signal corresponding to the additional background radiation sensed 
received from the detector and BDI input circuit during the by the detector. The differential value between the signals 
first sensing period (108). stored by the capacitors C, and C, would still be propor- 
Next, the current flowing through the isolation transistor tied to the signal Isig. 
is converted to a voltage by integrating the signal on an 55 The gate voltage ($re,d) applied to the isolation transistor 
integration capacitor C,, (step 110) and then sampling and Mread is DC-biased such that the current memory potential 
holding the voltage onto one of the sample and hold capaci- shuts off the isolation transistor during the calibration phase, 
tors C, in the differential voltage circuit 54 (step 112). The whereas during the imaging phase, the source of the isola- 
voltage stored on the integration capacitor C,, can be tion transistor Mread charges to a potential that allows the 
sampled by turning on the transistor M ,  using a gate signal 60 current to be injected onto the integration capacitor C,,. 
SHR. Timing of the reset and SHR signals is illustrated in Operating the circuit without pulsing the gate voltage $read 
FIG. 4. can help prevent injection of switching noise into a sensitive 
If, for example, the detector 44 is not exposed to any circuit node. 
additional background radiation during the first sensing To achieve a high conversion gain and low noise, a high 
period, then the current flowing through the isolation tran- 65 injection efficiency should be maintained at the current 
sistor Mread will be equal to the offset current Ires(=Ibak- memory circuit interface node 66. However, a large differ- 
I,). When the voltage on the integration capacitor subse- ence between the current flowing from the left of the node 
5 transistor M ,  (step 114). 
3s 
Following the calibration phase, the imaging phase is vides an output signal corresponding to the difference 
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66 to the right of that node can cause a decrease in the 
conductance at the source of the isolation transistor Mread, 
and, thus, a reduction in the injection efficiency. To maintain 
a high injection efficiency, two conditions should be satis- 
Of the 'Ode 66 be than the combined 'On- 
ductance of the memory circuit output conductance g, and 
the conductance gread at the source of the transistor Mread. In 
addition, gcM should be much smaller than gmread to 
that the differential current is injected onto the source of the 
transistor Mread and not into the memory circuit 52. 
at the interface node 66 can 
be expressed as: 
6. The circuit of claim 1 wherein the readout circuit 
a differential voltage readout section, 
7, The circuit of claim 6 wherein the readout circuit 
current signal to a corresponding voltage signal that is to be 
stored in the differential voltage readout section. 
8. The circuit of claim 7 wherein the integration capacitor 
can be reset. 
9. The circuit of claim 6 wherein the differential voltage 
readout section includes a pair of sample and hold circuits. 
10. A circuit for reading out a signal from an infrared 
detector, the circuit comprising: 
a current-mode background-signal subtracting circuit 
having a current memory which can be enabled to 
sample and store a dark level signal based on a signal 
from the infrared detector during a calibration phase, 
and wherein the signal stored by the current memory is 
subtracted from a signal received from the infrared 
detector during an imaging phase; 
a buffered direct injection input circuit coupled between 
the detector and the current-mode background-signal 
subtracting circuit; and 
further includes: 
fied. First, the effective conductance ginj looking into the left 5 further includes an integration capacitor for converting a 
ne total injection 
gmread. ( 1  + A I )  . A .  h e r  
%, = 1 +(RcM + g m r e a d ) . ( l  + A I ) . A . R ~ ~ ~  
where A is the gain of the BDI operational amplifier 56, A, 
is the intrinsic gain of the injection FET M, and Rdet is the 
resistance of the detector 44. The readout circuit 46 should 20 
be designed so that the memory circuit output conductance 
gcM is kept small, while the open loop gain A of the BDI 
operational amplifier 56 can be chosen to be sufficiently high 
to reduce the value of g, and provide a high total injection 
efficiency qinj. Assuming that the infrared signal of interest 25 a differential voltage readout section. 
(Isig) is about three orders of magnitude below the back- 11. ~n infrared imager comprising: 
ground signal (Ibak), an operational amplifier gain of about an infrared detector; 
300 can be used to achieve an injection efficiency greater 
than 0.99. a readout circuit coupled to the detector to provide an 
The array 36 of readout circuits 46 can be implemented electrical signal corresponding to signals sensed by the 
using a 1.2 pm single po~ysi~icon, double metal CMOS 30 detector, wherein the readout circuit includes: 
process with a unit cell size of about 50 pmx400 pm. In one a current-mode background-signal subtracting circuit 
particular implementation, the voltage swing of the clock having a current memory which can be enabled to 
signals $, and $2 is from 0 to 5 volts, the DC bias $read on sample and store a dark level signal from the detector 
the gate of the isolation transistor Mread is in the range of 0 during a calibration phase, and wherein the signal 
to 1.0 volt, and the bias V, on the gate of the transistor M, 35 stored by the current memory is subtracted from a 
is 1.5 volts. Other techniques and values can be used in signal received from the detector during an imaging 
different implementations. phase. 
In the foregoing discussion, there is a one-to-one corre- 12, The imager of claim 11 wherein the readout circuit 
spondence between each readout circuit in the array 36 and 
one of the detectors 44 in the array 32. More generally, 40 
however, output signals from multiple detectors can be a 13. The imager of claim 12 wherein the readout circuit multiplexed into one readout circuit to reduce the number of 
readout circuits in the array 32. 
Other implementations are within the scope of the fol- a buffered direct injection input circuit coupled between 
lowing claims. 45 the detector and the current-mode background-signal 
What is claimed is: 
1, A circuit for reading out a signal from an infrared 14. The imager of claim 11 wherein the current memory 
includes means for reducing a switch feedthrough voltage. 
sensitive to radiation in a range of about 12-18 microns. 
quantum 
further includes: 
readout section' 
further includes: 
subtracting circuit. 
detector, the circuit comprising: 
a current-mode background-signal subtracting circuit 15. The imager of claim 11 wherein the detector is 
having a current memory which can be enabled to 
detector during a calibration phase, and wherein the 
signal stored by the current memory is subtracted from 
a signal received from the infrared detector during an 
imaging phase. 
2. The circuit of claim 1 wherein the current memory 
includes a plurality of capacitively-coupled current loops. 
3. The circuit of claim 2 wherein the current memory 
includes a plurality of capacitive elements arranged to 
reduce a switch feedthrough voltage. 
4. The circuit of claim 1 wherein the current memory 
includes means for reducing a switch feedthrough voltage. 
5. The circuit of claim 1 wherein the readout circuit 
further includes: 
a buffered direct injection input circuit coupled between 65 
the detector and the current-mode background-signal 
subtracting circuit. 
sample and store a dark level signal from the infrared 16. The imager Of l1 wherein the detector is a 
infrared photodetector. 
17. An infrared imager comprising: 
an array of infrared detectors; 
an array of readout circuits coupled to the array of 
detectors to provide electrical signals corresponding to 
signals sensed by the detectors, wherein each readout 
circuit includes: 
a current-mode background-signal subtracting circuit 
having a current memory which can be enabled to 
sample and store a dark level signal from a detector 
in the array during a calibration phase, and wherein 
the signal stored by the current memory is subtracted 
from a signal received from the same detector during 
an imaging phase. 
18. The imager of claim 17 wherein the current memory 
ss 
60 
includes a plurality of capacitively-coupled current loops. 
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19. The imager of claim 18 wherein the current memory 
includes a plurality of capacitive elements arranged to 
reduce a switch feedthrough voltage. 
20. The imager of claim 17 wherein the current memory 
includes means for reducing a switch feedthrough voltage. 5 
21. The imager of claim 17 wherein each readout circuit 
further includes: 
a buffered direct injection input circuit coupled between a 
corresponding detector in the array and the current- 
mode background-signal subtracting circuit. 
22. The imager of claim 17 wherein each readout circuit 
a differential voltage readout section. 
23. The imager of claim 22 wherein each readout circuit 
further includes an integration capacitor for converting a 
current signal to a corresponding voltage signal that is to be 
stored in the differential voltage readout section. 
capacitor can be reset. 
25. The imager of claim 22 wherein the differential 
voltage readout section includes a pair of sample and hold 
circuits. 
26. The imager of claim 17 wherein the array of detectors 
includes detectors that are sensitive to radiation in a range of 25 includes: 
about 12-18 microns. 
includes quantum well infrared photodetectors. 
detector, the method comprising: 
29. A method of reading out signals sensed by an infrared 
storing a dark level signal received from the infrared 
detector in a current memory circuit during a calibra- 
tion phase; 
providing a first current signal that represents the differ- 
ence between the signal stored in the current memory 
circuit and a signal received from the infrared detector 
during a first sensing period; 
providing a second current signal that represents the 
difference between the signal stored in the current 
memory circuit and a signal received from the infrared 
detector during a second sensing period; 
providing a differential voltage output signal correspond- 
ing to a difference between the first and second current 
signals. 
30. The method of claim 29 including exposing the 
detector, the method comprising: 
10 
further includes: 
24. The imager Of 23 wherein the integration detector to infrared radiation during the second sensing 
2o period. 
31, The method of claim 30 wherein the detector is 
exposed to radiation in a range of about 12-18 microns 
during the second sensing period. 
32, The method of claim 31 wherein the act of converting 
integrating current signals on an integration capacitor; 27, The imager of claim 17 wherein the array of detectors 
sampling voltages on the integration capacitor; and 
holding the sampled voltages on first and second 
33. The method of claim 32 including: 
resetting the integration capacitor. 
34. The method of claim 29 including: 
converting the first and second current signals, 
35. The method of claim 29 including: 
reducing a switch feedthrough voltage in the current 
28. A method of reading out signals sensed by an infrared 
storing a dark level signal received from the infrared 30 
detector in a current memory circuit during a calibra- 
tion phase; 
subtracting the signal stored in the current memory circuit 
from a current signal received from the infrared detec- 35 
tor during an imaging phase; and 
providing an output voltage signal corresponding to the 
difference between the signal stored in the current 
memory circuit and the signal received from the detec- 
capacitors, respectively. 
respectively, to first and second voltage signals. 
memory circuit. 
tor during the imaging phase. * * * * *  
